Fabrication of vertical nanoslit arrays
The fabrication process start with the patterning of the 2 µm thick <110> device layer of a SOI wafer with 10 µm wide trenches (Figure 1(A) ). A LPCVD 50 nm thick SiN layer is used as hard mask for the wet etching in KOH 30 wt% at 40 C. Due the high etch rate selectivity between different Si crystal planes of KOH, the etching of Si <110> proceed orthogonally to the surface exposing the (111) plane leading to the formation of vertical smooth side walls. 1 A two step alignment scheme is employed to align the trenches with the crystal orientation more accurately than would be possible by the placement of the wafer flats alone. More specifically, a fan shaped pattern consisting of 3 mm long and 10 µm wide trenches, which fun out at 0.05 degree angles to one another and span from -2 degree to 2 degree, is etched using KOH 30 wt% at 40 C in the device layer to the right and to the left of the wafer. The most narrow lines with minimum undercut representing the real (111) plane, are used as alignment markers for the next patterning step. 2 Next, the wafer is oxidized in 1000 C dry O 2 and a sacrificial oxide is grown on the vertical walls of the trenches. The oxidation time is changed in accord with the desired sacrificial oxide thickness (Figure 1(B) ). The SiN layer, that avoids the top surface of the device to be oxidized, is subsequently removed by wet etching in hot orthophosphoric acid (H 3 PO 4 ) at 160 C for 40 min. Although the selectivity of the etching between SiN and SiO 2 is high, in this step ⇠5 nm of SiO 2 are etched. 3 The structure needs to be further patterned to determine length, number and position of the nanoslits. Rectangular resist features 5 µm wide and 10 µm long are patterned on top of the trenches edges in order to protect the sacrificial oxide in the following etching steps (Figure 1(C) ). The two optical images obtained focusing on the Si surface (left) and on top of the resist (right) help reconstructing the three-dimensionality of the structures shown in the sketch. The Si device layer is etched using silicon anisotropic dry etching (DRIE) leading to the exposure of the buried silicon oxide layer and of the sacrificial oxide, where no protected by the resist pattern (Figure 1(D) ). Around 1 µm of mask underetching occurs in the DRIE etching. Due to exposition of the surface to the previous oxidation and etching steps, the trenches pattern is transferred to the surface of the oxide layer. Next the sacrificial SiO 2 and 100 nm of buried oxide are etched in buffered hydrofluoric acid (BHF) and subsequently the resist is etched using dry O 2 plasma etching ( Figure 1(E) ). The residual Si is etched using DRIE thus generating vertical SiO 2 fins with a height of 2 µm sitting on top of islands of thicker buried oxide (Figure 1(F) ).
The SiO 2 fins are embedded in a 350 nm conformal layer of LPCVD silicon-rich silicon nitride (Figure 1(G) ). In both optical and SEM images are clearly visible the resulting structures 2 µm tall, 3 µm long, and 700 nm wide. The geometry of the buried oxide layer is perfectly transferred on the SiN layer, due to the high conformity of the LPCVD process. In the optical images, the areas surrounding the vertical fins are turquoise and not pink because of the larger thickness of the buried oxide in these areas (⇠100 nm thicker). The surface is then planarized and the SiN layer thinned using chemical mechanical polishing (CMP) (Figure 1(H) ). The SiO 2 fins are thus exposed and nanoslits, which width equals the fins thickness, are obtained by selectively etching the sacrificial oxide using hydrofluoric acid (HF) vapor. The planarization produces a membrane which thickness is smaller than the initial thickness of the SiN layer, and with a smaller thickness around the fins, emphasized in the sketch with different colors of the layer.
In order to package the membrane devices in a microfluidic cross flow system the processed SOI wafer is bonded to a Pyrex wafer in which 6 mm long channels, 50 µm in depth and 200 µm wide, are previously formed using wet etching in HF (49%) as shown in Figure 2 . The bonded wafer is then ground down to 80 µm in the Si side, and down to 210 µm in the Pyrex side. The Pyrex side was also polished in order to obtain a light transparent surface. Next, the Si bottom half of the wafer is patterned with 6 mm long channels by bulk micromachining with DRIE etching. This step leads to the release of the membranes located at the crossing between channels in the Pyrex top half and the channels in the Si bottom half. Bottom buried oxide layer, used as stop layer for the DRIE, and sacrificial oxide fins are etched by exposing the Si bottom half of the diced chips to HF vapor, opening in this way the nanoslits Figure 2(D) . The Si bottom half of the chips is finally sealed using a 2 mm thick acrylic layer. Double sided kapton tape is used to keep together acrylic and silicon chip (Figure 2(E) ). The acrylic is used as injector chip, the micro channels and holes are made in the acrylic by laser cutting and engraving. Si chip, and acrylic are easily aligned. The good adhesion to the double sided kapton tape avoid the formation of fluid leakages between channels and isolation trenches, allowing the continuous use of the chips for weeks. 
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